10/604,077

IN THE CLAIMS:

Please cancel claims 16-29.

Please amend the remaining claims as follows:

.. [c1]

- 1. (Currently Amended) A fin-type field effect transistor (FinFET) comprising:
- a first fin having a central channel region and source and drain regions adjacent said channel region;
 - a gate structure intersecting said first fin and covering said channel region; and
- a second fin consisting of a channel region, said second fin being parallel to said first fin and being covered by said gate structure, and said channel region of said second fin is devoid of a connection to any source or drain regions.

[c2]

- <u>2.</u> (Currently Amended) The FinFET in claim 1, A fin-type field effect transistor (FinFET) comprising:
- a first fin having a central channel region and source and drain regions adjacent said channel region;
 - a gate structure intersecting said first fin and covering said channel region; and
- a second fin consisting of a channel region, said second fin being parallel to said first fin and being covered by said gate structure wherein said second fin has a length equal to a width of said gate structure.

[c3]

- <u>3.</u> (Currently Amended) The FinFET in claim 1, A fin-type field effect transistor (FinFET) comprising:
- a first fin having a central channel region and source and drain regions adjacent said channel region;
 - a gate structure intersecting said first fin and covering said channel region; and

10/604,077

a second fin consisting of a channel region, said second fin being parallel to said first fin and being covered by said gate structure, wherein said first fin is longer than said second fin.

fc4]

<u>4.</u> (Currently Amended) The FinFET in claim 1, wherein said source and drain regions of said first fin extend beyond said gate structure.

[ċ5]

- <u>5.</u> (Currently Amended) The FinFET in claim 1, A fin-type field effect transistor (FinFET) comprising:
- a first fin having a central channel region and source and drain regions adjacent said channel region;
 - a gate structure intersecting said first fin and covering said channel region; and a second fin consisting of a channel region, said second fin being parallel to said first fin

and being covered by said gate structure, wherein said second fin does not extend beyond said gate structure.

[c6]

<u>6.</u> (Currently Amended) The FinFET in claim 1, further comprising source and drain contacts covering said source and drain regions of said first fin.

[c7]

<u>7.</u> (Currently Amended) The FinFET in claim 1, wherein no contacts are positioned adjacent said second fin.

[c8]

- <u>8.</u> (Currently Amended) A fin-type field effect transistor (FinFET) comprising:
 - a first fin having a central channel region and source and drain regions adjacent said channel region; and
- a second fin consisting of a channel region, said channel region of said second fin is devoid of a connection to any source or drain regions.

[e9] .

- <u>9.</u> (Currently Amended) The FinFET in claim 8 A fin-type field effect transistor (FinFET) comprising:
- a first fin having a central channel region and source and drain regions adjacent channel region; and
- a second fin consisting of a said channel region, wherein said first fin is longer than said second fin.

[c10]

<u>10.</u> (Currently Amended) The FinFET in claim 8, further comprising a gate intersecting said first fin and covering said channel region.

[c11]

- 11. (Currently Amended) The FinFET in claim 10 A fin-type field effect transistor (FinFET) comprising:
 - a first fin having a central channel region and source and drain regions adjacent channel region; and

10/604,077

<u>a second fin consisting of a said channel region</u>, wherein said second fin has a length equal to a width of said gate structure.

[c12]

<u>12.</u> (Currently Amended) The FinFET in claim 10, wherein said source and drain regions of said first fin extend beyond said gate structure.

[c13]

13. (Currently Amended) The FinFET in claim 10 A fin-type field effect transistor (FinFET) comprising:

a first fin having a central channel region and source and drain regions adjacent channel region; and

<u>a second fin consisting of a said channel region</u>, wherein said second fin does not extend beyond said gate structure.

[c14]

<u>14.</u> (Currently Amended) The FinFET in claim 8, further comprising source and drain contacts covering said source and drain regions of said first fin.

fc15]

15. (Currently Amended) The FinFETs in claim 8, wherein no contacts are positioned adjacent said second fin.

16-29 (Cancelled).